Maxim-integrated MAXQ7666 Manual de usuario descargar pdf (Pagina 57)

1.4.16 Loop Counter 1 Register (LC[1])

Bits 15 to 0: Loop Counter 1 Register Bits 15 to 0 (LC[1].15 to LC[1].0). This register is used as the loop counter for the DJNZ LC[1],

src operation. This operation decrements LC[1] by one and then jumps to the address specified in the instruction by src.

1.4.17 Frame Pointer Offset Register (OFFS)

Bits 7 to 0: Frame Pointer Offset Register Bits 7 to 0 (OFFS.7 to OFFS.0). This 8-bit register provides the frame pointer (FP) offset

from the base pointer (BP). The frame pointer is formed by unsigned addition of Frame Pointer Base Register (BP) and Frame Pointer

Offset Register (OFFS). The contents of this register can be post-incremented or post-decremented when using the frame pointer for

read operations and may be preincremented or pre-decremented when using the frame pointer for write operations. A carry out or bor-

row resulting from an increment/decrement operation has no effect on the Frame Pointer Base Register (BP).

MAXQ7665/MAXQ7666 User’s Guide

1-55

Bit #

15 14 13 12 11 10 9 8

Name LC[1].15 LC[1].14 LC[1].13 LC[1].12 LC[1].11 LC[1].10 LC[1].9 LC[1].8

Reset 0 0 0 0 0 0 0 0

Access rw rw rw rw rw rw rw rw

Bit #

76543210

Name LC[1].7 LC[1].6 LC[1].5 LC[1].4 LC[1].3 LC[1].2 LC[1].1 LC[1].0

Reset 0 0 0 0 0 0 0 0

Access rw rw rw rw rw rw rw rw

r = read, w = write

Note: This register is cleared to 0000h on all forms of reset.

Bit #

76543210

Name OFFS.7 OFFS.6 OFFS.5 OFFS.4 OFFS.3 OFFS.2 OFFS.1 OFFS.0

Reset 0 0 0 0 0 0 0 0

Access rw rw rw rw rw rw rw rw

r = read, w = write

Note: This register is cleared to 00h on all forms of reset.

Maxim Integrated

1 2 ... 52 53 54 55 56 57 58 59 60 61 62 ... 385 386

Sin comentarios

Maxim-integrated MAXQ7666 Manual de usuario Pagina 57