
DS4830 User’s Guide
37
Note: Some of the DS4830 module and peripheral interrupts sources are shown in the Figure 5-1 interrupt hierarchy
diagram. Please refer the corresponding sections of this user’s guide for more detailed information about all of the
possible interrupts.
5.1 – Servicing Interrupts
For the DS4830 to service an interrupt, interrupts must be enabled globally, modularly, and locally. The Interrupt Global
Enable (IGE) bit is located in the Interrupt Control (IC) register acts as a global interrupt mask. This bit defaults to 0, and it
must be set to 1 before any interrupt takes place.
The local interrupt-enable bit for a particular source is in one of the peripheral registers associated with that peripheral
module, or in a system register for any system interrupt source. Between the global and local enables are intermediate
per-module and system interrupt mask bits. These mask bits reside in the Interrupt Mask system register. By
implementing intermediate per-module masking capability in a single register, interrupt sources spanning multiple
modules can be selectively enabled/disabled in a single instruction. This promotes a simple, fast, and user-definable
interrupt prioritization scheme. The interrupt source-enable hierarchy is illustrated in Figure 5-1 as well as Table 5-1.
Table 5-1. Interrupt Sources and Control Bits
MODULE
INTERRUPT
IDENTIFICATIO
N BIT
INTERRUPT
IDENTIFICATION
BIT
Supply Voltage Monitor Interrupt
I
2
C Master Start Interrupt
I
2
C Master Transmit Complete Interrupt
I
2
C Master Receive Ready Interrupt
I
2
C Master Clock Stretch Interrupt
I
2
C Master Timeout Interrupt
I
2
C Master NACK Interrupt
I
2
C Master Receiver Overrun Interrupt
I
2
C Master Stop Interrupt
SPI Slave Transfer Complete
SPI Slave Write Collision
SPI Slave Receive Overrun
Comentarios a estos manuales