
DS4830 User’s Guide
166
21.3.3 – In-Circuit Debug Control Register (ICDC, M2[1Ah])
r = read, s = special
Debug Mode Enable (DME). When this bit is cleared to 0, background mode commands may
be executed, but breakpoints are disabled. When this bit is set to 1, breakpoints are enabled
while background mode commands still may be entered. This bit may only be set or cleared
from background debug mode. This bit has no meaning for the ROM code.
Reserved. Do not write to this bit.
Break-On Register Enable. The REGE bit is used to enable the break-on register function.
When REGE bit is set to 1, BP4 and BP5 are used as register breakpoints. A break occurs
when the content of BP4 is matched with the destination address of the current instruction. For
BP5, a break occurs only on a selected data pattern for a selected destination register
addressed by BP5. The data pattern is determined by the contents in the ICDA and ICDD
register. The REGE bit alone does not enable register breakpoints, but simply changes the
manner in which BP4, BP5 are used. The DME bit still must be set to a logic 1 for any
breakpoint to occur. This bit has no meaning for the ROM code.
Reserved. Do not write to this bit.
These bits reflect the current host command in debug mode. These bits are set by the debug
engine and allow the ROM code to determine the course of action
Comentarios a estos manuales